Abstract-An 'electro-forming' process was generally needed to activate the resistive switching (RS) behavior of Cu/Si x N y /Pt ReRAM device. We found the initial forming process would result in a very low R LRS value by using conventional voltage or current sweeping methods, which corresponded to high Reset voltage/current (>2V/10mA) when switching the device back to off-state. By using low constant voltage stress to perform the forming process, the voltage/current of Reset process could be significantly reduced to as small as 0.3V/1μA. After that, excellent RS characteristics of the device were achieved, such as low power, high resistance ratio and multilevel storage, etc.
INTRODUCTION
Resistive random access memory (ReRAM) is considered as one of the most promising candidates for next-generation nonvolatile memory due to its simple structure, excellent scalability and compatibility with standard CMOS process [1] . However, a forming process with a high voltage is generally needed for the fresh ReRAM devices to achieve reversible RS behavior [2] [3] [4] . This process often makes the device to a very low resistance state (LRS) due to the large amount of defects generated under high voltage, leading to large Reset voltage/ current being required for the device transition back to HRS [2] [3] [4] . The excessive voltage/current is unexpected because it will not only degrade the device reliability but also will complicate the ReRAM circuits design. Here, we propose a novel forming operating method to solve the above problems. By using a low constant voltage stress to achieve the forming operation for the Cu/Si x N y /Pt device, the required current in the first Reset operating can be dramatically decreased. After that, reversible bipolar RS behavior can be observed in the Cu/Si x N y /Pt device.
II. EXPERIMENTS The structure of Cu/Si x N y /Pt was fabricated as following. Firstly, various thickness of Si x N y films (10/15/20/30 nm) were deposited on Pt/Ti/SiO 2 /Si substrates by plasma enhanced chemical vapor deposition. Then, an Au/Cu (30/70 nm) top electrode with 100×100 μm 2 area was deposited in succession using e-beam evaporation after lithography. Schematic of device structure was shown in Fig. 1 . The electric measurements were performed by using a Keithley 4200.
III. RESULTS AND DISCUSSION The chemical composition of Si x N y film is studied by x-ray photoelectron spectroscopy (XPS). The result of XPS shows that the N:Si in the sample is 5:8, indicating Si is rich inside the as-deposited film. Fig. 3 shows the Si2p XPS spectra of the Si x N y film. The fitting results further confirm that the film is non-stoichiometric silicon nitride. Fig. 3 shows the I-V hysteretic characteristics of the Cu/Si x N y /Pt device with 20 nmthick-Si x N y film.
The as-deposited device is in HRS (R~10 12 Ω). Similar to many ReRAM devices [4] , an electrical forming process is needed to trigger RS behavior in the fresh device. As shown in Fig. 3 , the forming process is achieved under large positive voltage (~6.2 V), and then the device switched from HRS to LRS (R LRS~4 0 Ω). After forming, a negative voltage sweep with large voltage/current (first Reset in Fig. 3 ) is required to switch the device back to HRS. Then, the Set/Reset process can be completed under low voltage/current operation (second Set/Reset in Fig. 3) . Notably, the large voltage/current requirements are disadvantage of the ReRAM practical application. Although, decreasing the thickness of RS materials could reduced the forming voltage and first I Reset (Fig. 4) , the average I Reset is still larger than 10 mA when the thickness of Si x N y film is reduced to 10 nm. The devices which can't switch back to HRS after forming (Fig. 5) , is denoted as "Reset failure cell". Furthermore, the failure phenomenon is even more serious when the thickness of Si x N y film increases (Fig. 6) . The forming process can also be achieved by a current sweeping (Fig. 7) . However, the first Reset voltage/current is also very large high (the inset of Fig. 6 ). Fortunately, the issue can be solved by using a low constant voltage stress to complete the forming process (Fig. 8) . After being biased with a 4V voltage stress for a certain time, the current of fresh device suddenly jumped to the limiting value (Icc). Interestingly, the inset of Fig.  8 shows that subsequent Reset process can be achieved by a low current (its value almost equal with the Icc). These results indicate that the size of conductive paths can be better controlled by a low electrical stress.
After the forming process, the device shows reversible bipolar RS behavior. Fig. 9 shows the narrow distribution of the switching parameters of the device. By setting the Icc at 10 nA, the Reset process can be achieved by an ultra small I Reset lower than 0.4 nA (as shown in Fig. 10 ). In this case, the device still has 10 4 times storage windows. Fig. 11 shows the I-V characteristics of the Cu/Si x N y / Pt device under different Icc in Set process. The R LRS and I Reset have strong dependence on the Icc, which indicates that multilevel storage is easy achieved by different Icc values. Fig. 12 shows the R LRS decreases with increasing the I cc , while the I Reset increases. The I-V characteristic in the LRS is a Ohmic conduction (the inset of Fig. 8 ) and the R LRS is depend on the Icc (Fig. 12) , which demonstrate that the RS mechanism is related to the formation and rupture conductive filaments [5] .
IV. CONCLUSION By using low constant voltage stress to achieve forming process, the first I Reset can be significantly reduced. Then, the Cu/Si x N y /Pt device shows excellent performances, including of low power, large window and multilevel storage potential. ACKNOWLEDGMENT This work is founded by the Ministry of Science and Technology of China under grant Nos. 2010CB934200, 2011CBA00602, 2008AA031403 and 2009AA03Z306 and NSFC under grant Nos. 60825403 and 50972160 . REFERENCES
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